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Abstract—This paper presents an experimental investigation,
compact modeling, and low-temperature physics-based modeling
of a commercial 28 nm bulk CMOS technology operating at
cryogenic temperatures. The physical and technological parame-
ters are extracted at 300, 77, and 4.2 K from DC measurements
made on various geometries. The simplified-EKV compact model
is used to accurately capture the DC characteristics of this
technology down to 4.2 K and to demonstrate the impact of
cryogenic temperatures on the essential analog figures-of-merit. A
new body-partitioning methodology is then introduced to obtain
a set of analytical expressions for the electrostatic profile and
the freeze-out layer thickness in field-effect transistors operating
from deep-depletion to inversion. The proposed physics-based
model relies on the drift-diffusion transport mechanism to obtain
the drain current and subthreshold swing, and is validated with
the experimental results. This model explains the degradation
in subthreshold swing at deep-cryogenic temperatures by the
temperature-dependent occupation of interface charge traps. This
leads to a degradation of the theoretical limit of the subthreshold
swing at deep-cryogenic temperatures.
Keywords—28 nm bulk CMOS, cryoelectronics, cryogenic, in-
terface charge traps, MOS transistor modeling, slope factor, 4.2 K
I. INTRODUCTION
Outstanding characteristics have been reported for ad-
vanced CMOS technologies operating at cryogenic temperature
in terms of on-state current, leakage current, subthreshold
swing, and transconductance [1]–[8]. This represents an excel-
lent opportunity to use such advanced technologies to design
and implement a quantum computing control system (including
multiplexers, LNAs, and RF oscillators) and introduce it inside
the refrigerator together with the qubits [9]–[12]. For solid-
state qubits, the qubit control system could even be co-
integrated on the same chip, in a planar or 3D-configuration
[13], [14]. This would facilitate the scale-up to hundreds
of qubits—to show exponential speed-up over conventional
computing on specific problems [15]—by mitigating wiring
challenges and reducing the thermal-noise contribution from a
control system operated at room temperature. Furthermore, a
higher performance of qubit information processing, combined
with a lower power consumption, is expected from an advanced
CMOS process. The extremely-high transit frequency in a
28 nm technology can be traded-off for a lower thermal-noise
dissipation towards the qubits by shifting the bias-point to
weak inversion. However, finding the optimal trade-off in
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the design of cryo-CMOS circuits is challenging due to the
lack of MOS transistor models valid down to cryogenic and
deep-cryogenic temperatures (typically 4.2 K or even below
for quantum computing applications). Developing a physics-
based model for MOS transistors operating below 77 K [16],
[17] and above the zero-Kelvin approximation [18], has been
held up by the numerical difficulties of modeling and simula-
tion in this temperature range [19]–[21]. The intrinsic carrier
concentration becomes extremely small at ≈ 4.2 K, which
has its inevitable root in the exponential temperature scaling
of the Fermi-Dirac and Boltzmann statistics. In addition, the
measured subthreshold swing at 4.2 K (11 mV/dec) is much
worse than the one predicted by the theoretical limit, UT ln 10
(0.8 mV/dec) [2], [22]. This degradation in subthreshold swing
translates into a strong increase of the slope factor [2], and can-
not be correctly modeled with the available compact models.
In this work, a commercial 28 nm bulk CMOS technology
is first experimentally characterized (Sec. II). The cryogenic
trends in the analog figures-of-merit are then discussed relying
on the simplified EKV empirical model (Sec. III). Finally,
a new physics-based model for deep-cryogenic operation is
developed (Sec. IV). The proposed model allows to obtain
insight in the cryo-electrostatics, and explains the discrepancy
between the theoretical limit and the actual value of the
subthreshold swing at deep-cryogenic temperatures through
the Fermi-Dirac occupation probability of the interface charge
traps.
II. MEASUREMENT RESULTS AND CHARACTERIZATION
A wire-bonded sample chip from a 28 nm bulk CMOS
process is depicted in Fig. 1a. Table I shows the dimensions
of the devices under investigation. After measurements at
room temperature (RT), a dip-stick was used to immerse the
samples into liquid nitrogen (77 K) and liquid helium (4.2 K).
The transfer characteristics were measured in the saturation
regime (drain-to-bulk voltage |VDB | = 0.9 V, Figs. 1b-f) and
the linear regime (|VDB | = 20 mV, Figs. 1g-i), as well as the
output characteristics (Sec.III). The subthreshold swing, SS,
is one of the main parameters in low-power design. From
the transfer characteristics it can be observed that the SS
improves significantly at 77 K and 4.2 K compared to RT, for
all devices. This improvement in SS is illustrated in Fig. 2a for
the measurements in saturation. It should be noted that the SS
in the linear regime is similar to its saturation value at 4.2 K (by
comparing e.g. Figs. 1b and 1h). However, Fig. 2a highlights
that the SS decreases only to 11 mV/dec at 4.2 K (−85 %)
for long channel nMOS (L = 1 µm) instead of the theoretical
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Fig. 1. a) Sample chip, wire-bonded with Au-wire bonds and glued to a standard PCB, b)-f) Transfer characteristics measured on a 28 nm bulk CMOS process
in saturation (|VDB | = 0.9 V), and g-i) linear regime (|VDB | = 20 mV): b) nMOS W/L= 3 µm / 1µm at 300 K and 4.2 K in saturation, c) nMOS W/L= 3
µm / 28 nm at 300 K and 4.2 K in saturation, d) pMOS W/L= 3 µm / 1µm at 300, 77 and 4.2 K in saturation, e) nMOS W/L= 1 µm / 90 nm at 300, 77 and
4.2 K in saturation, f) nMOS W/L= 300 nm / 28 nm at 300, 77 and 4.2 K in saturation, g) pMOS W/L= 3 µm / 1µm at 300, 77 and 4.2 K in linear, h) nMOS
W/L= 3 µm / 1µm at 300 K and 4.2 K in linear, and i) nMOS W/L= 300 nm / 28 nm at 300, 77 and 4.2 K in linear. The gate-to-bulk voltage (VGB) is
increased with a step size of 1 mV to accurately resolve the steep subthreshold swing at 4.2 K. Marker symbols denote the device type shown in Table I, and
colors refer to the temperature, red: room temperature (300 K), green: liquid nitrogen temperature (77 K) and blue: liquid helium temperature (4.2 K).
limit of 0.8 mV/dec, predicted by UT ln 10 with UT , kT/q
the thermal voltage. This high value of SS at 4.2 K hints on a
shift deviating upward parallel to UT ln 10 (see Sec. IV). The
deviation between the ideal and the actual scaling of the SS is
measured by the slope factor, n, according to SS = nUT ln 10.
Fig. 2b shows a strong temperature dependency of n in the
deep-cryogenic regime: at 77 K, n is still near its RT-value,
i.e. 1.6 compared to 1.47, however, at 4.2 K, n attains a value
of 20 (for nMOS W/L = 300 nm/ 28 nm). The impact of this
increase on analog design will be discussed in Sec.III, and its
physical origin will be explained in Sec. IV. In short channel
nMOS (L = 28 nm), the SS reaches only 28 mV/dec at 4.2 K
(−68 % compared to RT) due to short-channel effects also
present at 4.2 K. Promising for analog design, the transconduc-
tance in saturation, Gm,sat, improves at 4.2 K (e.g. × 1.3 for
nMOS, W/L= 3µm/ 28 nm) as shown in Fig. 2c. The threshold
voltage, Vth, extracted from Gm,sat, increases by about ≈ 0.1-
0.2 V with respect to its RT-value (Fig. 2d) due to the shift
of the Fermi-level in the bulk and the scaling of the Fermi-
Dirac occupation function with temperature (Sec. IV). Based
TABLE I. MEASURED DEVICES (28 NM BULK CMOS PROCESS)
Symbol Type W/L
l nMOS 3µm / 1µm
s pMOS 3µm / 1µm
n nMOS 1µm / 90 nm
t nMOS 3µm / 28 nm
u nMOS 300 nm / 28 nm
on the measurements in the linear regime, the Y -function
method [23] was used to extract the low-field mobility (µ0).
Fig. 2e illustrates the strong improvement (e.g. × 3 for nMOS,
L= 1µm) at 4.2 K due to a reduction in the phonon scattering.
The on-state current (|VGB | =0.9 V), plotted in Fig. 2f, is
increased at 4.2 K only for the long devices.
III. SIMPLIFIED EKV MODELING AND ANALOG
FIGURES-OF-MERIT
In this section the focus lies on the measurements in
saturation since in analog circuits, most devices are actually
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Fig. 2. Physical and technological parameters versus temperature at 300, 77 and 4.2 K, a) Subthreshold swing, indicating a parallel deviation from the theoretical
limit (UT ln 10) instead of bending to 0 near 0 K, b) Corresponding strong rise of the slope factor at deep-cryogenic temperatures, c) Transconductance-increase
with decreasing temperature, d) Threshold voltage shift of ≈ 0.1-0.2 V at 4.2 K for all devices, extracted from Gm,sat at VDB = 0.9 V and VGB = 0.9 V, e)
Low-field mobility extracted using the Y -function method [23], f) On-state current referred to its RT-value.
biased into saturation. The analog figures-of-merit are obtained
using the simplified and normalized EKV compact model [24]–
[26]. For long devices, this model relies on the following three
parameters: the slope factor n, the threshold voltage VT0, and
the specific current Ispec = IspecW/L = 2(W/L)nµCoxU2T .
For short-channel devices, the model relies additionally on the
saturation length, Lsat, referring to the part of the channel that
is in full velocity saturation [24]–[26]. The physical parameters
extracted in Fig. 2 can be used to obtain initial guesses for
these model parameters. Fig.3a and 3b demonstrate that the
transfer characteristics of a long and short device are accurately
captured down to 4.2 K, when using a strongly increased slope
factor n. We emphasize that the values for the model parame-
ters n and VT0 match the extracted values in Figs. 2b and 2d.
The extracted model parameter Ispec, a measure of the current
delimiting the above and sub-threshold regimes, is found to
decrease by one order of magnitude from RT to 4.2 K. Fig. 3c
plots the normalized current efficiency, GmnUT /ID versus
IC , ID,sat/Ispec, which is an essential figure-of-merit for
low-power analog design indicating how much transconduc-
tance the device can deliver for a given current [24]–[26]. It
is used to optimize circuits in terms of power, gain, noise and
linearity [27]–[29]. Here it is shown that the Gm/ID-design
methodology based on this characteristic can also be employed
down to 4.2 K. The characteristic shows a lower impact of
velocity saturation at 4.2 K (IC > 10) and a decrease of Lsat
from 6 nm at RT to 3 nm at 4.2 K (L= 28 nm) explained by
the phonon scattering reduction. Note that Fig. 3c demonstrates
that the properly normalized Gm/ID is not only invariant over
technologies [25], [26], but extends its universality to cryo-
genic temperatures. As evidenced by the output characteristics
in Fig. 3d and 3e, no kink effect [30], [31] is observed for
this 28 nm bulk CMOS technology below the standard supply
voltage of 0.9 V, and the output conductance, Gds, remains
practically constant with respect to temperature. This results
in an increased intrinsic gain, Gm/Gds, at 77 K (× 1.2) and
4.2 K (× 1.3, for nMOS, W/L=300 nm/ 28 nm) in Fig. 3f. The
transit frequency, Ft = Gm/(2piCgg), with Cgg the total
gate capacitance, follows the increase in the transconductance
(Fig. 2c) when accounting for the fact that the capacitances are
not strongly dependent on temperature [32]. The Ft of a 28 nm
bulk CMOS technology at RT already reaches ≈ 300 GHz.
This is much higher than the Ft required by the qubit control
and read-out circuits [14], [33]. This excess Ft at cryogenic
temperature can be traded-off for a lower power consumption
by shifting the operating points to weak inversion resulting
in less heat dissipation therefore relaxing the cooling power
budget. However, the strong increase of n at deep-cryogenic
temperature (e.g. 4.2 K) has a direct impact on this trade-off.
If the circuit would be designed to reach the same Ft as
at RT, the current reduction factor in weak inversion, using
Gm = ID/(nUT ), is ID,RT /ID,cryo = (300/T [K])(nRT /n),
where T and n represent the values at cryogenic temperatures.
Ideally, if n would stay the same at 4.2 K as at RT, the current
reduction factor would be 71. Unfortunately, due to the strong
increase of n at 4.2 K mentioned above, the current reduction
is only 5.2 for W/L= 300 nm / 28 nm (n = 20), and as low as
3.2 for W/L= 3µm / 28 nm (n = 33). Therefore, the dramatic
increase of n strongly mitigates the current saving expected
at cryogenic temperature when biasing the device in weak
inversion.
To explain this important increase of n on physical
grounds, in the next section a physics-based model valid down
to deep-cryogenic temperature (4.2 K) is developed for dif-
ferent regions of operation, from deep-depletion to strong in-
version. The bandgap, incomplete ionization, carrier mobility,
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Fig. 3. Simplified EKV compact modeling and impact on analog figures-of-merit down to 4.2 K, a)-b) Comparison of the model (solid lines) with the measured
transfer characteristics (markers) for a) long nMOS W/L= 3 µm / 1µm, and b) short nMOS W/L= 3 µm / 28 nm, c) Normalized current efficiency versus the
inversion coefficient for nMOS W/L= 3µm / 28 nm, indicating a reduced velocity saturation at 4.2 K, d)-e) Measured output characteristics for long channel
nMOS and pMOS (W/L= 3µm / 1µm), and for short channel nMOS (W/L= 300 nm / 28 nm), indicating no kink effect below 0.9 V. The extracted output
conductances, Gds, and Early voltages, VA, are shown, f) Increase in the intrinsic gain at 77 and 4.2 K compared to RT.
and interface charge traps are all temperature-dependent, and
expected to play important roles in explaining the characterized
temperature dependencies of the subthreshold swing, slope
factor, threshold voltage, and on-state current. The derivation
focuses on a long device operating in the linear regime.
IV. PHYSICS-BASED CRYO-MOSFET MODELING
The simplified EKV model used in Sec.III is empirical and
requires a different set of parameters for each device geometry
and each temperature. As a first step towards the development
of a general physics-based cryo-MOS model, a fundamental
investigation of the cryo-electrostatics, governed by freeze-out
and field-assisted ionization, is described here.
A. Cryo-electrostatics in MOSFET
In this study, we model a long n-channel silicon MOSFET,
with gate length, L, and width, W . In [34] we verified
that the mobile carrier concentrations in a non-degenerated
semiconductor are still non-degenerate at deep-cryogenic tem-
peratures, and can thus be estimated by the Boltzmann statis-
tics down to this temperature range. Therefore, merging the
Boltzmann statistics with the 1D Poisson equation in the
vertical direction (y) in a MOSFET, yields
∂2ψ(y)
∂y2
= − q
εsi
(
−nie
ψ−Vch
UT + nie
− ψUT −N−A
)
, (1)
where ψ is the potential, q the elementary charge, εsi the
silicon permittivity, and Vch the channel voltage. The first two
terms on the RHS of (1) denote the electron and hole mobile
charge densities with ni the intrinsic carrier concentration, and
the last term is the ionized dopant concentration N−A . The
incomplete ionization of the dopants can be taken into account
in (1) according to
N−A = NA × f(EA) =
NA
1 + gAe
EA−EF
kT
, (2)
where f(EA) is the Fermi-Dirac occupation probability of the
acceptor energy EA, corresponding to the ionization of the
acceptor dopants. The acceptor-site degeneracy factor, gA, is
equal to four due to fourfold degeneracy (heavy/light hole, spin
up/down) [35], [36]. Solving (1) might be feasible using an ex-
tended arithmetic precision to avoid convergence problems due
to the extremely small value of ni, e.g. at 4.2 K ≈10−678 cm−3
[34], lying outside the range of IEEE double precision arith-
metic (10−308−10308) starting from below T ≈ 8 K. However,
this is computationally more demanding in numerical TCAD
simulations [20]. Hence, numerical techniques have been pro-
posed in the literature to ease convergence problems [20],
[37], [38]. Here, an analytical approach is proposed to obtain
the electrostatics at cryogenic temperature. Relying on the
introduced method of body-partitioning, equation (1) is solved
analytically. This results in explicit solutions for the potential
profile and charge densities across the MOSFET-body. The
proposed expressions are then implemented with an extended
arithmetic precision. As explained next, the MOSFET-body is
partitioned into electrostatic layers which are parallel to the
current transport direction.
B. Body-partitioning
Fig. 4 clarifies the body-partitioning approach for differ-
ent regions of operation: flatband (Fig. 4a), deep-depletion
(Fig. 4b), depletion (Fig. 4c), and inversion (Fig. 4d). As the
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the interface trap energy levels, Et, are indicated in red. Depending on the position of the bands with respect to EF , different layers can be distinguished: a)
flatband condition, only the flatband layer exists, and EF is positioned below the acceptor energy, EA, for sufficiently low cryogenic temperature (see Table II)
resulting in incomplete ionization or even freeze-out based on (2), b) deep-depletion, a new layer forms, called the freeze-out layer, where EA is bent but still
above EF , c) depletion, EA is bent below EF leading to complete ionization in layer III, the ionized layer, d) inversion, at the surface an inversion layer (layer
IV) starts to form when EF comes with ≈ 3kT near Ec at the surface. Note that the quasi-Fermi-potential is not taken into account in this figure.
surface potential, ψs, increases, as soon as entering a new
region of operation, an additional layer appears under the
surface. For instance, when the device is operating in inver-
sion mode, the body is partitioned in the following different
layers: I) the bulk (yb < y < tsi), II) the freeze-out layer
(y1 < y < yb), III) the ionized layer (y2 < y < y1), and IV)
the inversion layer (0 < y < y2), where tsi is the thickness of
the silicon, y1 represents the position at which EA crosses EF ,
and y2 represents the position at which EF crosses Ec−3kT .
Thanks to this partitioning, the 1D Poisson equation in (1) can
then be solved analytically in each layer separately. Imposing
the continuity conditions at the layer boundaries,
• Surface: ψIV(0) = ψs and EIV(0) = Es
• Boundary IV−III: ψIV(y2) = ψIII(y2) = ψ2 and
EIV(y2) = EIII(y2)
• Boundary III−II: ψIII(y1) = ψII(y1) = ψ1 and
EIII(y1) = EII(y1)
• Boundary II−Bulk: ψII(yb) = ψb and EII(yb) = 0
where ψb , (EF −Ei)/q in layer I, ψ1 = ψA , (EA−Ei)/q,
and ψ2 = ψU , (Ec−Ei)/q−3UT . The energy levels Ec and
Ei are respectively the conduction band and intrinsic energy. It
is assumed that the distance between EA and the valence band,
Ev , remains independent of the temperature (i.e. EA − Ev =
0.045 eV for boron-doped silicon), and therefore ψA follows
the bandgap temperature-dependency. This dependency is not
strong in the cryogenic regime [39], as shown in Fig. 5a. Next,
we consider each operational regime separately, and solve the
1D Poisson-Boltzmann equation for an additional layer.
1) Flatband (ψs = ψb): As illustrated in Fig.4a, the poten-
tial is constant across the semiconductor, i.e. ψI = ψs = ψb.
Imposing a constant potential value, i.e. ψb, in equation (1)
and neglecting the electron carrier concentration lead to
nie
− ψbUT =
NA
1 + gAe
ψA−ψb
UT
, (Layer I) (3)
where EA − EF was replaced by EA − Ei + Ei − EF in
the exponential term of (2). Equation (3) leads to an explicit
expression of ψb as a function of temperature and doping
concentration, given by
ψb = UT ln
ni
NA
+ UT ln
1 +
√
1 + 4NAni gAe
ψA
UT
2
 (4)
Fig. 5a shows the temperature and doping dependencies of ψb.
The condition ψb < ψA guarantees that EF is positioned below
EA in the flatband condition (Fig.4a). As illustrated in Fig. 5a,
for a sufficiently low cryogenic temperature, Tc, ψb lies under
ψA. Note that Tc increases for higher doping concentrations
(Table II). Below Tc, the ionization probability in (2) is ex-
tremely low, leading to substantial incomplete ionization or
even freeze-out in the bulk. Freeze-out is assumed to occur as
soon as EA = EF , where 20% of the dopants are ionized due
to the degeneracy factor, i.e. gA = 4, in (2). In Fig.5b, the ther-
mal ionization probability, 1/{1+gA exp [(ψA − ψb)/UT ]}, is
plotted for NA = 1018 cm−3 and gA = 4.
Increasing the gate voltage above the flatband potential, an
additional layer forms where freeze-out can still happen, as
explained next.
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TABLE II. FREEZE-OUT CRITICAL TEMPERATURE
Doping concentration T c
NA = 10
18 cm−3 140K
NA = 10
16 cm−3 70K
NA = 10
14 cm−3 45K
NA = 10
12 cm−3 30K
2) Deep-depletion (ψb < ψs 6 ψA): The bands bend
downward until EA reaches EF at the surface (ψs = ψA).
An additional layer, called the freeze-out layer, occurs where
EA > EF . It should be noted that this condition leads to
freeze-out when kT is very low for deep-cryogenic temper-
atures (see (2)). The exponential term on the RHS of (2)
is dominant when UT is small and EA > EF . Therefore,
using a Maxwell-Boltzmann approximation for the Fermi-
Dirac ionization probability of the dopants, and neglecting the
hole density in (1), leads to
∂2ψII(y)
∂y2
=
qNA
εsigA
e
ψII−ψA
UT (Layer II) (5)
After some mathematical manipulation (see Appendix), the
electric field in the freeze-out layer is given by
EII(ψII) = κ
√
e
ψII
UT − e
ψb
UT , (6)
where κ =
√
2qNAUT exp(−ψA/UT )/(gAεsi) and with a
given value of ψb obtained from (4). The continuity of the
electric field at the boundary between the freeze-out and
flatband layers (y = yb) is satisfied by EII(yb) = 0. Integrating
once (6) (see Appendix), the potential profile in this layer is
expressed as
ψII(y) = ψb + UT ln
{
tan2 [σ(yb − y)] + 1
}
, (7)
with σ = κ
√
exp(ψb/UT )/(2UT ). Similarly, the potential
continuity at the boundary between the freeze-out and flatband
layers (y = yb) is satisfied by ψII(yb) = ψb. Imposing
the potential continuity at the silicon-oxide/silicon interface
(y = 0), ψII(0) = ψs, leads to the thickness of the freeze-out
layer as a function of ψs,
tII = yb =
1
σ
arctan
√
e
ψs−ψb
UT − 1 (8)
It is worth noting that the maximum freeze-out layer thickness
occurs when ψs = ψA, which then does not depend on ψs
anymore, i.e.
tII,max =
1
σ
arctan
√
e
ψA−ψb
UT − 1 (9)
Fig. 5c plots the maximum freeze-out layer thicknesses for
different doping concentrations versus temperature below the
freeze-out critical temperature, Tc, of a given doping (see Ta-
ble II). Above Tc, the freeze-out layer vanishes since EF > EA
(Fig.5a). Combining the Boltzmann statistics for f(EA) with
the expression for ψII(y) given by (7) and then integrating
over y (see Appendix), the frozen charge density per unit area
is given by
QII(y) = − ζ
σ
tan (σ(yb − y)) + 2ζ(yb − y), (10)
where ζ = qNA exp [(ψb − ψA)/UT ] /gA. At the end of the
deep-depletion operation regime, when ψs = ψA, the maxi-
mum thickness of the freeze-out layer, as expressed by (9), has
been reached. The maximum total charge density in the freeze-
out layer, QII, can be written as −(ζ/σ) tan (σtII,max) +
2ζtII,max.
Increasing the gate voltage further, an additional, ionized
layer will shift the freeze-out layer downwards due to the band
bending.
3) Depletion (ψA < ψs < ψU ): The increase of
ψs above ψA pushes EF above EA at the surface. This
band bending helps completely ionizing the dopants below
the silicon-oxide/silicon interface, i.e. field-assisted ionization
[40]. Fig. 5d plots the profile of the ionization probability
for dopants near the surface, fs(EA), with respect to T and
ψs−ψb. As illustrated in this figure, already for ψs−ψb > 0.1
V above flatband (well below inversion mode), complete
ionization of the dopants happens at the interface for all
temperatures. Note that this is the primary reason explaining
why the MOSFET operates properly even at deep-cryogenic
temperatures (4.2 K), in contrast with bulk conduction devices
such as the bipolar transistor [41]. The potential at the bound-
ary between the freeze-out and ionized layers (y = y1), where
EA crosses EF , is equal to ψA, which is a floating potential
due to the highly-resistive freeze-out layer [42]. Moreover, the
position of this boundary (y1) floats with increasing ψs, as will
be derived next. It should be highlighted that the transition
between the freeze-out and completely ionized layers happens
sharply at cryogenic temperatures.
Next, assuming complete ionization in the ionized layer,
the electric field and potential profile in this layer are obtained
from
∂2ψIII(y)
∂y2
=
qNA
εsi
(Layer III) (11)
Integrating once and twice, yields the electric field and poten-
tial respectively,
EIII(y) = −qNA
εsi
(y − y1) + E1, (12)
ψIII(y) =
qNA
2εsi
(y − y1)2 − E1(y − y1) + ψA, (13)
where the electric field and potential continuity conditions at
y1, are respectively fulfilled by ψIII(y1) = ψA and EIII(y1) =
E1, with E1 obtained from (6) when ψII = ψA. The surface
boundary condition imposed by ψIII(y = 0) = ψs, leads to
the ionized layer thickness:
tIII = y1 =
εsi
qNA
(√
E21 −
2qNA
εsi
(ψA − ψs)− E1
)
(14)
As can be found from this equation, the ionized layer thickness
is a function of the surface potential, leading to the floating
point y1 where EA crosses EF . Fig. 5e shows the ionized
layer thickness as a function of ψs at T = 4.2 K for different
doping concentrations. At a given value of ψs, the ionized
layer thickness is reduced for higher doping concentration. It
should be noticed that for higher ionized layer thicknesses, the
entire device becomes fully ionized, pushing the freeze-out and
flatband layers out of the device (e.g. FD-SOI, and nanowires).
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Fig. 5. Physics-based MOSFET modeling at deep-cryogenic temperatures, a) Bulk potential as a function of temperature for different doping concentrations.
Crossing points with ψA indicate the critical cryogenic temperatures, Tc, where EF is positioned at EA in the bulk (layer I). Below this temperature, freeze-out
can occur for the specific doping (see Table II), b) Thermal ionization probability in the bulk (layer I). No field-assisted ionization (due to band bending) is
possible in layer I, c) Maximum freeze-out layer thickness (tII,max) for different doping concentrations versus temperature below Tc, d) Ionization probability
at the surface as a function of temperature (thermal ionization) and surface potential (field-assisted ionization), demonstrating that complete ionization is a
valid approximation even for deep-cryogenic temperatures when sufficiently above flatband. Freeze-out under the gate (fs(EA) < 0.2) is only possible for
T < 150K and close to flatband (ψs ≈ ψb), e) Ionized layer thickness (tIII) for different doping concentrations, f) Comparison of the measured drain current
at 4.2 K for nMOS W/L= 3µm / 1µm (markers) in the linear regime, and the model (solid lines), indicating that incomplete ionization (gA = 4) cannot degrade
the subthreshold swing at 4.2 K.
The total charge density per unit area in the ionized layer
can be calculated as
QIII(y) = −qNA(y1 − y) (15)
The maximum total charge density in this layer, QIII, is given
by −qNAtIII when y = 0. Increasing the gate voltage to the
most positive potentials, the silicon body is partly inverted and
an additional, inversion layer is formed.
4) Inversion (ψs > ψU ): More band bending leads to an
additional crossing point where EF meets Ec − 3kT . The
Fermi-Dirac occupation probability is approximately zero for
energy levels 3kT above EF . Therefore, an inversion layer
starts forming when ψs = ψU , (Ec − Ei)/q − 3UT (see
Fig. 4d). It is assumed that the inversion layer has a negligible
thickness y2 (charge sheet approximation). Neglecting fixed
dopant and hole concentrations in the inversion layer, the
Poisson-Boltzmann equation is given by
∂2ψIV(y)
∂y2
=
qni
εsi
e
ψIV−Vch
UT (Layer IV) (16)
Once integrating (16) (see Appendix), the electric field in the
inversion layer is obtained,
EIV(ψIV) =
√
E2s +
2qniUT
εsi
(
e
ψIV−Vch
UT − e
ψs−Vch
UT
)
(17)
The electric field continuity condition at y = 0 is satisfied by
EIV(ψs) = Es. Imposing the electric field continuity condition
at the boundary between the inversion and ionized layers,
EIV(ψU ) = E2, yields
Es =
√
E22 +
2qniUT
εsi
(
e
ψs−Vch
UT − e
ψU−Vch
UT
)
, (18)
where for a given temperature and doping concentration, E2
can be obtained from the electric field continuity condition,
EIII(y2) = E2, and is given by
Es,depl = E2 = E1 − qNA
εsi
tIII (19)
Next, the Gauss law links the electric field at the interface to
the sum of the charge densities in the different layers:
−εsiEs = QII +QIII +QIV (20)
Therefore, the mobile charge density per unit area, Qm, is
given by Qm = −εsiEs − QII − QIII. Relying on this
relation and drift-diffusion transport, analytical expressions
for the drain-to-source current, slope factor, and subthreshold
swing are derived in the linear regime, and compared with the
cryogenic measurements in the next section.
C. Drain current, slope factor, and subthreshold swing
Relying on the drift-diffusion transport mechanism [34],
for small drain-to-source voltage, VDS , the drain current is
expressed as IDS = µ(W/L)QmVDS , with µ the electron-
carrier mobility, assumed constant along the channel. The total
drain current obtained from the measurements at 4.2 K and
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Fig. 6. Physics-based modeling the degradation of the subthreshold swing at deep-cryogenic temperatures, a) Slope factor without interface traps, n0, cannot
exceed 1.4 for long devices doped below the degenerate limit and operating in inversion mode (ψs > 0.4 V), b) Temperature-dependent slope factor, n, with one
interface trap (ψt,i = 0.58 V) at 1, 4.2, 10, 30, and 77 K, exceeding a value of 10 at 4.2 K for Dit,i = 2× 1011 eV−1 cm−2, c) Temperature-dependent slope
factor n at 4.2 K for increasing Dit,i-values (ψt,i = 0.58 V), d) Comparison of the measured linear transfer characteristics of nMOS W/L = 3 µm/1 µm at
4.2 K (in log-scale) and the model without interface traps (dashed line) and with an interface trap at ψt,i = 0.58 V (solid line), e) Model from (d) with interface
trap (solid line) plotted in linear scale. Mobility reduction at high VGB is not included, f)-g) Model validation in logarithmic (f) and linear (g) scales at 4.2, 77
and 300 K for pMOS W/L = 3 µm/1 µm in the linear regime (VDS=20 mV, see Fig.1g). Markers indicate the measurements and solid lines denote the derived
physics-based model. Insets show the used physical model-parameters at 4.2, 77 and 300 K. In addition, the used mobility reduction factor, θ, is 0.4 (4.2 K), 0.8
(77 K), and 0.35 (300 K). The used charge-threshold voltage, Vt, is 0.8 V (4.2 K), 0.7 V (77 K) and 0.6 V (300 K), h) Interface trapping explains the observed
increase of n (markers, Fig.2b) by a hyperbolic temperature dependency (∝ 1/UT ), i) Theoretical limit of the subthreshold swing down to deep-cryogenic
temperatures, SS = n0UT ln 10 + ∆SS, where n0 is the slope factor without interface traps (not exceeding 2), and ∆SS the shift due to interface charge
traps assuming a temperature-independent Dit,i-value. Markers denote the extracted SS-values from the measurements at 77 and 4.2 K in Fig.2a.
from the proposed model are compared in Fig. 5f for nMOS
W/L = 3 µm/1 µm at VDS = 20 mV. Markers denote the mea-
surements, and the solid and dashed lines are respectively cor-
responding to the model assuming complete ionization (gA =
0) or including incomplete ionization (gA = 4). The electron
mobility is assumed constant over the effective value of gate
voltage (µ = 700 cm2 V−1 s−1). As it can be understood from
this figure, the degradation in subthreshold swing from its
theoretical value (0.8 mV/dec) to the measured 11 mV/dec,
cannot be explained by including incomplete ionization in
the model. Since Boltzmann statistics is still valid at deep-
cryogenic temperatures [34], the subthreshold swing, SS is
given by UT ln 10(∂VGB/∂ψs) where ∂VGB/∂ψs corresponds
to the slope factor, n0, obtained by 1+εsi(∂Es,depl/∂ψs)/Cox
with (∂Es,depl/∂ψs) =
√
2qNA/εsi/(2
√
ψs − ψA + η) and
η = E21εsi/(2qNA). As observed in Fig. 6a, in inversion mode
this slope factor cannot exceed two, when the semiconductor
is doped below the degenerate limit. Moreover, even though
the slope factor depends on η, it does not strongly depend
on temperature. However, relying on SS = n0UT ln 10,
n0 is required to be around 10 to obtain the degradation
in subthreshold swing. As we will discuss, this degradation
can be explained by the temperature-dependent occupation
of the interface charge traps. The gate-to-bulk voltage is
linked to the flatband potential, VFB , through the dielectric
displacement vector continuity, VGB = VFB + εsiEs/Cox +
(ψs − ψb), with VFB , φms, where φms is the metal-
semiconductor work function. Including the interface charge
traps, this link is modified to VFB = φms − Qit/Cox where
Qit = −q
∫ Ec
Ev
Ditf(Et)dEt with Dit the density-of-interface-
trap-states per unit area and energy [35]. Here, a single-trap
analysis is performed close to the conduction band to show
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the impact of interface charge traps on DC characteristics at
4.2 K (i.e. drain current, SS). Therefore, Qit can be rewritten
as Qit = −qDit,if(Et,i) for a single trap energy level, Et,i =
−qψt,i, and f(Et,i) = 1/ {1 + gt exp [(Et,i − EF,s)/kT ]} =
1/ {1 + gt exp [(ψt,i − ψs)/UT ]}, and gt is the trap degener-
acy factor [43]–[45]. Therefore, in the depletion region one
can write
n(ψs, T ) ,
∂VGB
∂ψs
= 1 +
εsi
Cox
√
2qNA
εsi
1
2
√
ψs − ψA + η
+
qDit,i
Cox
1
UT
gt exp[(ψt,i − ψs)/UT ]
{1 + gt exp [(ψt,i − ψs)/UT ]}2
(21)
Here, a strong hyperbolic temperature-dependency (1/UT ) ap-
pears on the RHS of (21) in the additional term due to interface
charge traps. The slope factor obtained from (21) is plotted
versus ψs in Fig. 6b for different cryogenic temperatures, and
ψt,i ≈ 0.58 V, which is very close to the conduction band
edge. As illustrated in this figure, for a critical value of ψs,
the slope factor n can exceed two, for a reasonable value of
Dit = 10
11 eV−1 cm−2. Note that the peak does not appear
exactly at ψt,i = 0.58 V due to the trap degeneracy factor gt.
Moreover, the position and the value of this peak change with
temperature. Fig. 6c shows the slope factor n with respect to
ψs at 4.2 K for different Dit,i-values and ψt,i = 0.58 V.
Each interface trap will yield a subthreshold swing degra-
dation only at a critical value of ψs = ψt,i. Even though
multiple interface traps, or a continuous distribution of inter-
face traps, may contribute to the subthreshold swing degra-
dation, one single trap level is already sufficient to explain
the DC characteristics at cryogenic temperature by the pro-
posed model, as evidenced by Figs. 6d and 6e for nMOS
W/L = 3 µm/1 µm at 4.2 K. In addition, it should be noted
that the deviation at high VGB in Fig.6e can be modeled
by the mobility reduction due to the vertical field, given by
µ = µ0/[1+θ(|VGB |−Vt)], where µ0 is the low-field mobility,
θ the mobility-reduction factor, and Vt the charge-threshold
voltage. Including the mobility reduction, Figs. 6f and 6g for
pMOS W/L = 3 µm/1 µm at 4.2, 77, and 300 K demonstrate
the excellent agreement between the proposed model and the
measurement results in the linear regime in both linear and
logarithmic scales. Note that the physical model-parameters
ψt,i and Dit,i are temperature dependent. With decreasing
temperature, ψt,i lies closer to the conduction-band edge, and
Dit,i is found to increase slightly based on this single-trap
analysis. Fig. 6h shows the hyperbolic temperature-dependency
of the slope factor from (21) at ψs = ψt,i = 0.58 V. This
1/T dependence was initially described by Tewksbury in [46]
using an empirical model that could accurately fit measured
data thanks to a fitting parameter. He attributed this additional
1/T term to the combined effects of increased Dit, surface
potential non-uniformities and surface quantization [46]. In
this work we could derive this 1/T behavior analytically
and identify Tewksbury’s fitting parameter. Plugging (21) into
SS = n(ψs, T )UT ln 10 leads to the subthreshold swing in
terms of two components: (i) UT ln 10 times the slope-factor
without interface traps, n0, and (ii) an offset, ∆SS, depending
on Dit,
SS = n0UT ln 10 + ∆SS, (22)
with ∆SS = (qDit,i/Cox)[gt/(1 + gt)2] ln 10, which is about
10 mV/dec for Dit,i = 3.5× 1011 eV−1 cm−2 (gt = 4 and
Cox = 20 mF m
−2). As illustrated in Fig. 6i, this model
explains the measured SS-deviation from the thermal limit
of ≈ 10 mV/dec at 77 K and 4.2 K due to interface traps
only. Moreover, it should be highlighted that in (22), the
Dit-value does not become multiplied with UT ln 10, due
to 1/UT in (21). This leads to a lower extracted Dit-value
at 4.2 K (i.e.Dit = 3.5× 1011 eV−1 cm−2 in Fig. 6i) than
when the temperature-dependency of interface-trap-occupation
is not included (Dit ≈ 1013 eV−1 cm−2, see e.g. [47],
[48]). Furthermore, the model would predict a SS-degradation
even at subkelvin temperatures in the zero-Kelvin-limit when
n0UT ln 10 is extremely small, for a Dit-value which does
not have to exceed 1013 cm−2. Therefore, the minimum sub-
threshold swing is set by the temperature-independent term,
SST→0K = ∆SS, and ultimately limits the minimum voltage
swing to 8 ∆SS = 80 mV which is close to the 100 mV
predicted by Tewksbury [46]. This achievable minimum will
certainly impact the design and implementation of quantum
computing control circuits where the power consumption and
generated heat dissipation close to the qubits are crucial.
V. CONCLUSION
A commercial 28 nm bulk CMOS process is characterized
using experimental measurements down to 4.2 K. The DC
characteristics are modeled using the empirical simplified
EKV model. This model is able to fit the large-signal and
small-signal characteristics measured at cryogenic tempera-
tures very well using only four parameters. However, because
the simplified EKV model is empirical, it cannot predict the
strong degradation of the subthreshold swing appearing at 4.2K
and leading to a substantial increase of the slope factor n
(typically 33 for a short-channel nMOS). This increase in n
strongly mitigates the current that can be saved to achieve the
same transconductance or transit frequency when reducing the
temperature from RT to 4.2 K. A physics-based model is then
developed to better predict this effect. The proposed model,
validated by experimental results, explains the subthreshold
swing degradation by including the temperature-dependent oc-
cupation of interface charge traps. Incomplete ionization does
not affect the subthreshold swing due to complete field-assisted
ionization. The presented physics-based model provides the
core of a future cryo-compact model, enabling the design
and simulation of cryo-CMOS circuits for quantum computing
systems.
APPENDIX
Multiplying both sides of (5) with 2(∂ψII/∂y), rewriting
the LHS as ∂/∂y[(∂ψII/∂y)2], integrating from yb to y in
layer II, and using EII = −∂ψII/∂y with Eb = 0, leads to
equation (6). Equation (7) can be obtained by rewriting (6) in
the format dψII/
√
= −κdy. Integrating both sides, the left
integral gives the arctan.
Using the Maxwell-Boltzmann approximation for f(EA), the
charge density per unit area in the freeze-out layer is
QII(y) = −qNA
gA
∫ y
yb
e
ψII(y)−ψA
UT dy (23)
Using the expression for ψII(y) (7) and then integrating (23),
results in equation (10).
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Multiplying both sides of (16) with 2(∂ψIV/∂y), rewriting
the LHS as ∂/∂y[(∂ψIV/∂y)2], integrating from 0 to y in layer
IV, and applying the surface boundary condition, EIV(0) = Es,
leads to equation (17).
ACKNOWLEDGMENT
The authors would like to thank Dr. Jean-Michel Sallese
for providing his expertise and invaluable technical support.
The authors would also like to thank Dr. Boero, A. Matheoud,
G. Corradini, and Dr. Van der Wal for fruitful collaboration (all
EPFL).
REFERENCES
[1] F. Balestra and G. Ghibaudo, “Physics and performance of nanoscale
semiconductor devices at cryogenic temperatures,” Semiconductor Sci-
ence and Technology, vol. 32, no. 2, Feb. 2017.
[2] A. Beckers, F. Jazaeri, A. Ruffino, C. Bruschini, A. Baschirotto, and
C. Enz, “Cryogenic characterization of 28 nm bulk CMOS technology
for quantum computing,” in 2017 47th European Solid-State Device
Research Conference (ESSDERC), Sept 2017, pp. 62–65.
[3] M. Shin, M. Shi, M. Mouis, A. Cros, E. Josse, G. T. Kim, and
G. Ghibaudo, “Low temperature characterization of 14nm FDSOI
CMOS devices,” in 2014 11th International Workshop on Low Tem-
perature Electronics (WOLTE), 2014, pp. 29–32.
[4] B. Cretu, D. Boudier, E. Simoen, A. Veloso, and N. Collaert, “As-
sessment of DC and low-frequency noise performances of triple-
gate FinFETs at cryogenic temperatures,” Semiconductor Science and
Technology, vol. 31, no. 12, p. 124006, Dec. 2016.
[5] M. de Souza, M. A. Pavanello, R. D. Trevisoli, R. T. Doria, and J.-P.
Colinge, “Cryogenic Operation of Junctionless Nanowire Transistors,”
IEEE Electron Device Letters, vol. 32, no. 10, pp. 1322–1324, 2011.
[6] A. H. Coskun and J. C. Bardin, “Cryogenic small-signal and noise
performance of 32nm SOI CMOS,” in 2014 IEEE MTT-S International
Microwave Symposium (IMS2014), June 2014, pp. 1–4.
[7] S. H. Hong, G. B. Choi, R. H. Baek, H. S. Kang, S. W. Jung, and Y. H.
Jeong, “Low-Temperature Performance of Nanoscale MOSFET for
Deep-Space RF Applications,” IEEE Electron Device Letters, vol. 29,
no. 7, pp. 775–777, July 2008.
[8] R. M. Incandela, L. Song, H. A. R. Homulle, F. Sebastiano, E. Charbon,
and A. Vladimirescu, “Nanometer CMOS characterization and compact
modeling at deep-cryogenic temperatures,” in 2017 47th European
Solid-State Device Research Conference (ESSDERC), Sept 2017, pp.
58–61.
[9] D. J. Reilly, “Engineering the quantum-classical interface of solid-state
qubits,” npj Quantum Information, vol. 1, p. 15011, Oct. 2015.
[10] S. R. Ekanayake, T. Lehmann, A. S. Dzurak, R. G. Clark, and A. Braw-
ley, “Characterization of SOS-CMOS FETs at Low Temperatures for the
Design of Integrated Circuits for Quantum Bit Control and Readout,”
IEEE Transactions on Electron Devices, vol. 57, no. 2, pp. 539–547,
Feb. 2010.
[11] J. Hornibrook, J. Colless, I. Conway Lamb, S. Pauka, H. Lu, A. Gossard,
J. Watson, G. Gardner, S. Fallahi, M. Manfra, and D. Reilly, “Cryogenic
Control Architecture for Large-Scale Quantum Computing,” Physical
Review Applied, vol. 3, no. 2, Feb. 2015.
[12] L. M. K. Vandersypen, H. Bluhm, J. S. Clarke, A. S. Dzurak, R. Ishi-
hara, A. Morello, D. J. Reilly, L. R. Schreiber, and M. Veldhorst,
“Interfacing spin qubits in quantum dots and donors: hot, dense, and
coherent,” npj Quantum Information, vol. 3, no. 1, p. 34, 2017.
[13] C. G. Almudever, L. Lao, X. Fu, N. Khammassi, I. Ashraf, D. Iorga,
S. Varsamopoulos, C. Eichler, A. Wallraff, L. Geck, A. Kruth, J. Knoch,
H. Bluhm, and K. Bertels, “The engineering challenges in quantum
computing,” in Design, Automation Test in Europe Conference Exhibi-
tion (DATE), 2017, Mar. 2017, pp. 836–845.
[14] E. Charbon, F. Sebastiano, A. Vladimirescu, H. Homulle, S. Visser,
L. Song, and R. M. Incandela, “Cryo-CMOS for quantum computing,”
in 2016 IEEE International Electron Devices Meeting (IEDM), Dec
2016, pp. 13.5.1–13.5.4.
[15] M. A. Nielsen and I. L. Chuang, Quantum Computation and Quantum
Information: 10th Anniversary Edition. Cambridge University Press,
2010.
[16] K. A. Wilson, P. L. Tuxbury, and R. L. Anderson, “A simple analytical
model for the electrical characteristics of depletion-mode MOSFET’s
with application to low-temperature operation,” IEEE Transactions on
Electron Devices, vol. 33, no. 11, pp. 1731–1737, Nov 1986.
[17] J.-H. Sim and J. B. Kuo, “An analytical delayed-turn-off model for
buried-channel PMOS devices operating at 77 K,” IEEE Transactions
on Electron Devices, vol. 39, no. 4, pp. 939–947, Apr 1992.
[18] S. Wu and R. Anderson, “MOSFET’s in the 0 K approximation: Static
characteristics of MOSFET’s in the 0 K approximation,” Solid-State
Electronics, vol. 17, no. 11, pp. 1125 – 1137, 1974.
[19] R. C. Jaeger and F. H. Gaensslen, “Simulation of impurity freezeout
through numerical solution of Poisson’s equation with application to
MOS device behavior,” IEEE Transactions on Electron Devices, vol. 27,
no. 5, pp. 914–920, May 1980.
[20] M. Kantner and T. Koprucki, “Numerical simulation of carrier transport
in semiconductor devices at cryogenic temperatures,” Optical and
Quantum Electronics, vol. 48, no. 12, p. 543, Nov 2016.
[21] M. Turowski and A. Raman, “Device-circuit models for extreme en-
vironment space electronics,” in Proceedings of the 19th International
Conference Mixed Design of Integrated Circuits and Systems - MIXDES
2012, May 2012, pp. 350–355.
[22] A. Beckers, F. Jazaeri, H. Bohuslavskyi, L. Hutin, S. De Franceschi,
and C. Enz, “Design-oriented Modeling of 28 nm FDSOI CMOS
Technology down to 4.2 K for Quantum Computing,” in 2018 Joint
International EUROSOI Workshop and International Conference on
Ultimate Integration on Silicon (EUROSOI-ULIS), March 2018.
[23] G. Ghibaudo, “New method for the extraction of MOSFET parameters,”
Electronics Letters, vol. 24, no. 9, pp. 543–545, April 1988.
[24] C. Enz and E. Vittoz, Charge-based MOS transistor modeling: the EKV
model for low-power and RF IC design. John Wiley & Sons, 2006.
[25] C. Enz, F. Chicco, and A. Pezzotta, “Nanoscale MOSFET Modeling:
Part 1: The Simplified EKV Model for the Design of Low-Power Analog
Circuits,” IEEE Solid-State Circuits Magazine, vol. 9, no. 3, pp. 26–35,
Summer 2017.
[26] ——, “Nanoscale MOSFET Modeling: Part 2: Using the Inversion
Coefficient as the Primary Design Parameter,” IEEE Solid-State Circuits
Magazine, vol. 9, no. 4, pp. 73–81, Fall 2017.
[27] F. Silveira, D. Flandre, and P. G. A. Jespers, “A Gm/ID-based method-
ology for the design of CMOS analog circuits and its application to the
synthesis of a silicon-on-insulator micropower OTA,” IEEE Journal of
Solid-State Circuits, vol. 31, no. 9, pp. 1314–1319, Sep 1996.
[28] D. M. Binkley, “Tradeoffs and Optimization in Analog CMOS Design,”
in 2007 14th International Conference on Mixed Design of Integrated
Circuits and Systems, June 2007, pp. 47–60.
[29] P. Jespers, The Gm/ID Methodology, a sizing tool for low-voltage analog
CMOS Circuits: The semi-empirical and compact model approaches.
Springer Science & Business Media, 2009.
[30] E. Simoen, B. Dierickx, L. Warmerdam, J. Vermeiren, and C. Claeys,
“Freeze-out effects on NMOS transistor characteristics at 4.2 K,” IEEE
Transactions on Electron Devices, vol. 36, no. 6, pp. 1155–1161, Jun
1989.
[31] F. Balestra and G. Ghibaudo, Device and Circuit Cryogenic Operation
for Low Temperature Electronics. Boston, MA: Springer US, 2001.
[32] A. Akturk, N. Goldsman, Z. Dilli, and M. Peckerar, “Effects of cryo-
genic temperatures on small-signal MOSFET capacitances,” in 2007
International Semiconductor Device Research Symposium, Dec 2007,
pp. 1–2.
[33] R. Maurand, X. Jehl, D. Kotekar-Patil, A. Corna, H. Bohuslavskyi,
R. Lavie´ville, L. Hutin, S. Barraud, M. Vinet, M. Sanquer et al., “A
CMOS silicon spin qubit,” Nature Communications, vol. 7, 2016.
[34] A. Beckers, F. Jazaeri, and C. Enz, “Physics-based MOS Transistor
Model valid from Room Temperature down to 4.2 K,” submitted to
IEEE Transactions on Electron Devices, 2018.
[35] S. M. Sze and K. K. Ng, Physics of semiconductor devices. John
Wiley & Sons, 2006.
2168-6734 (c) 2018 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JEDS.2018.2817458, IEEE Journal of
the Electron Devices Society
[36] R. F. Pierret and G. W. Neudeck, Advanced semiconductor fundamen-
tals. Addison-Wesley Reading, MA, 1987, vol. 6.
[37] S. Selberherr, “MOS device modeling at 77 K,” IEEE Transactions on
Electron Devices, vol. 36, no. 8, pp. 1464–1474, Aug 1989.
[38] F. A. Mohiyaddin, F. G. Curtis, M. N. Ericson, and T. S. Humble, “Sim-
ulation of silicon nanodevices at cryogenic temperatures for quantum
computing,” Nanotechnology, vol. 27, p. 42, 2016.
[39] Y. Varshni, “Temperature dependence of the energy gap in semiconduc-
tors,” Physica, vol. 34, no. 1, pp. 149 – 154, 1967.
[40] D. P. Foty, “Impurity ionization in MOSFETs at very low temperatures,”
Cryogenics, vol. 30, no. 12, pp. 1056 – 1063, 1990.
[41] E. A. Gutierrez-D, J. Deen, and C. Claeys, Low temperature electronics:
physics, devices, circuits, and applications. Academic Press, 2000.
[42] F. Balestra, L. Audaire, and C. Lucas, “Influence of substrate freeze-
out on the characteristics of MOS transistors at very low temperatures,”
Solid-State Electronics, vol. 30, no. 3, pp. 321 – 327, 1987.
[43] F. Jazaeri and J.-M. Sallese, Modeling Nanowire and Double-Gate
Junctionless Field-Effect Transistors. Cambridge University Press,
2018.
[44] A. Yesayan, F. Jazaeri, and J. M. Sallese, “Charge-Based Modeling
of Double-Gate and Nanowire Junctionless FETs Including Interface-
Trapped Charges,” IEEE Transactions on Electron Devices, vol. 63,
no. 3, pp. 1368–1374, March 2016.
[45] F. Jazaeri, C. M. Zhang, A. Pezzotta, and C. Enz, “Charge-Based
Modeling of Radiation Damage in Symmetric Double-Gate MOSFETs,”
IEEE Journal of the Electron Devices Society, vol. 6, no. 1, pp. 85–94,
Dec 2018.
[46] S. Tewksbury, “Attojoule MOSFET logic devices using low voltage
swings and low temperature,” Solid-State Electronics, vol. 28, no. 3,
pp. 255 – 276, 1985.
[47] I. Hafez, G. Ghibaudo, and F. Balestra, “Assessment of interface state
density in silicon metal-oxide-semiconductor transistors at room, liquid-
nitrogen, and liquid-helium temperatures,” Journal of Applied Physics,
vol. 67, no. 4, pp. 1950–1952, 1990.
[48] R. Trevisoli, M. de Souza, R. T. Doria, V. Kilchtyska, D. Flandre,
and M. A. Pavanello, “Junctionless nanowire transistors operation at
temperatures down to 4.2 K,” Semiconductor Science and Technology,
vol. 31, no. 11, p. 114001, Nov. 2016.
Arnout Beckers received the M.Sc. degree in nano-
electronics from the KU Leuven, Leuven, Belgium,
in 2016. He was with the Physics Modeling and
Simulation group at imec, Leuven, for his M.Sc.
thesis on superlattice-based nanowire transistors. He
is currently a doctoral assistant at the Integrated
Circuits Laboratory, Ecole Polytechnique Fe´de´rale
de Lausanne, Switzerland, working on cryo-CMOS
modeling within the European MOS-Quito Project
(MOS-based Quantum Information Technology). His
main research interests include solid-state device
modeling, quantum engineering, and low-temperature electronics.
Farzan Jazaeri received the Ph.D. degree in micro-
electronics and microsystems from Ecole Polytech-
nique Fe´de´rale de Lausanne (EPFL) in 2015. After-
wards, he joined the Integrated Circuits Laboratory
in EPFL as a research scientist and project leader. His
main interest and expertise are in solid state physics
and advanced semiconductor devices for operation
within extreme harsh environments, i.e. high energy
particle background and cryogenic temperatures for
space-based applications and quantum computations.
Christian Enz (M’84–SM’12) received the M.S.
and Ph.D. degrees in electrical engineering from
the Ecole Polytechnique Fe´de´rale de Lausanne, Lau-
sanne, Switzerland, in 1984 and 1989, respectively.
He joined the EPFL as full professor in 2013 and
he is currently the Director of the Institute of Mi-
croengineering and also the Head of the Integrated
Circuits Laboratory. His technical interests and ex-
pertise are in the field of very low-power analog and
RF IC design, semiconductor device modeling, and
inexact and error tolerant circuits and systems.
